

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/649,808	08/28/2003	Klaas Bult	1875.0510002	5778
26111 7590 07/31/2007 STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.			EXAMINER	
1100 NEW YC	RK AVENUE, N.W.	LAM, TUAN THIEU		
WASHINGTO	N, DC 20005		ART UNIT PAPER NUMBER	
			2816	
			• MAIL DATE	DELIVERY MODE
			07/31/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)				
		10/649,808	BULT ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Tuan T. Lam	2816				
Period fo	The MAILING DATE of this communication apported in the communication apport.	pears on the cover sheet with the o	correspondence address				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL CHEVER IS LONGER, FROM THE MAILING D nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailin ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status		·					
1)	Responsive to communication(s) filed on 09 J	ulv 2007					
'=		s action is non-final.	•				
3)	Since this application is in condition for allowa		osecution as to the merits is				
٥,۵	closed in accordance with the practice under E						
Disposit	ion of Claims						
. 4)🖾	. 4)⊠ Claim(s) <u>1-6</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdra	wn from consideration.					
	5) Claim(s) is/are allowed.						
	☑ Claim(s) <u>1-6</u> is/are rejected.						
7)							
8)	Claim(s) are subject to restriction and/o	or election requirement.					
Applicat	on Papers	·					
	•	ar .					
•	9) The specification is objected to by the Examiner. 10) The drawing(s) filed on <u>01 June 2004</u> is/are: a) accepted or b) objected to by the Examiner.						
· · · · · · · · · · · · · · · · · · ·							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
,	under 35 U.S.C. § 119						
		a priority under 35 II S.C. S. 110/o) (d) or (f)				
	Acknowledgment is made of a claim for foreign	i priority drider 33 0.3.C. § 119(a)-(d) O((i).				
a)	☐ All b)☐ Some * c)☐ None of:	to have been received					
	1. Certified copies of the priority document		ion No				
	2. Certified copies of the priority document						
	3. Copies of the certified copies of the prior	·	ed in this National Stage				
	application from the International Burea	, , , ,					
* See the attached detailed Office action for a list of the certified copies not received.							
	· ·						
A44	,						
Attachmen 1)	t(s) e of References Cited (PTO-892)	4) Interview Summan	(PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date							
3) Information Disclosure Statement(s) (PTO/SB/08) 5) Notice of Informal Patent Application							
Pape	r No(s)/Mail Date	6)					
D	and a made Office	• • • • • • • • • • • • • • • • • • • •					

Application/Control Number: 10/649,808

Art Unit: 2816

DETAILED ACTION.

This is a response to the amendment filed 7/9/2007. Claims 1-6 are under examination.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-2 and 4-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Zerbe (USP 5,977,798).

Figure 3 of Zerbe shows a latch circuit comprising a bistable pair of transistors (112, 113) with both transistors connected **directly** between a reset switch (114) and a first node (ground), and having a first port (200) for receiving a first current signal (current flows along the transistor 100) and producing a first output voltage, and a second port (201) for receiving a second current signal (current flows along the transistor 101) and producing a second output voltage, and a vertical latch (104, 105, 108, 100, 101, 109, 110, 111) having a first transistor (110) connected directly to a second transistor (104), said second transistor (100) connected directly to said first node (ground), said first transistor connected directly to a second node (junction of transistors 110 and 109), said first transistor (110) connected to said first port (200), when said first transistor (110) is turned on, a current flows from said second supply voltage (Vcc) through said first transistor to said first port, said first transistor is first type (PMOS) and said second transistor (NMOS) is a second type different from the first type as called for in claim 1.

Regarding claim 2, said transistor is a MOSFET.

Application/Control Number: 10/649,808

Art Unit: 2816

Regarding claim 4, the vertical latch is capable of decreasing the time necessary for said first port to reach a steady stage voltage in response to said first current signal received.

Regarding claim 5, figure 3 shows a vertical latch reset switch 104 connected to the vertical latch.

Regarding claim 6, figure 3 shows a second vertical latch (106, 107) connected between said first supply voltage and second supply voltage and second port.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Zerbe (USP 5,977,798) in view of Lin et al. (US 20010048141).

Figure 3 of Zerbe shows a latch circuit comprising a bistable pair of transistors (112, 113) with both transistors connected <u>directly</u> between a reset switch (114) and a first node (ground), and having a first port (200) for receiving a first current signal (current flows along the transistor 100) and producing a first output voltage, and a second port (201) for receiving a second current signal (current flows along the transistor 101) and producing a second output voltage, and a vertical latch (104, 105, 108, 100, 101, 109, 110, 111) having a first transistor (110) connected directly to a second transistor (104), said second transistor (100) connected directly to said first node (ground), said first transistor connected directly to a second node (junction of transistors

Application/Control Number: 10/649,808

Art Unit: 2816

110 and 109), said first transistor (110) connected to said first port (200), when said first transistor (110) is turned on, a current flows from said second supply voltage (Vcc) through said first transistor to said first port, said first transistor is first type (PMOS) and said second transistor (NMOS) is a second type different from the first type.

Zerbe reference shows the reset switch as an electronic switch (MOS transistor) instead of a microelectromechanical switch as called for in claim 3.

Paragraph 0002 of Lin et al. teaches that microelectromechanical switch provides minimal insertion loss and capable of handling power. Therefore, it would have been obvious to person skilled in the art at the time the invention was made to replace Zerbe's transistor reset switch with a microelectromechanical switch for the purpose of maintaining minimal insertion loss and capable of handling power.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2816

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Lam whose telephone number is 571-272-1744. The examiner can normally be reached on Monday to Friday (7:30 am to 6:00pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Richard can be reached on 571-272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) on 571-272-1000.

Tuan T Lam

Primary Examiner

Art Unit 2816